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PREFACE
The DTI-11B Digital Telemetry Interface design was initiated as part of a digital seismic network experiment at Anza, California a cooperative project of the USGS and the Institute of Geophysics and Planetary Physics at U.C. San Diego. It was intended to replace an earlier device, called the Telemetry Interface Unit, or TIL), which connects the seismic data stream to a computer system for event detection and recording. The purpose of both these interfaces is to offload the processing overhead from the computer system for each data sample as it arrives over a microwave telemetry system.
While the DTI-11B was being developed, the manufacturer of the seismic data acquisition system used at Anza (Refraction Technology, Dallas, Texas) announced a new telemetry option which offered better utilization of the microwave telemetry link and synchronized inter-station data sampling. As a result, the decision was made to abandon further work on the DTI-11B in favor of converting the seismic data acquisition system to use the new telemetry option.
Even though there will be no further development of the DTI-11B, a fully functioning PC-board prototype has been produced, and an RSX-11 device driver has been written and debugged for use on a development PDP-11/73 computer system in the laboratory. This prototype hardware/software system demonstrates the novel features of the device, such as buffer chaining, and buffer swapping and data sample buffer offset calculation using the 1 Hz and 1 KHz output of a radio time-code receiver, respectively. These features are all more fully described in the text.
To provide as much useful documentation to others who may wish to design a similar device, we have attempted to describe as completely as possible the design of the DTI-11B up to the prototype stage. Readers interested in obtaining more information, including copies of the RSX-11 device driver, may contact the author at 
FUNCTIONAL DESCRIPTION
The DTI-11B Digital Telemetry Interface is a DMA Q-bus device designed to store remotely sensed seismic data into the memory of a Digital Equipment Corp. (DEC) MicroP DP-11 or Micro VAX computer system. Remote Interface Unit using line-of-sight VHF radio. The Remote Interface Unit adds parity bits and four station-identification bits to form a 32-bit data word, which is transmitted over a Motorola STARPOINT microwave link to a MicroPDP-11 or MicroVAX computer system for reception and analysis. As each 32-bit data word arrives, the DTI-11B deposits the 16-bit data sample into a fixed length buffer (determined by configuration jumpers) in Q-bus memory.
Each data buffer is organized as a matrix, with a row of sample time slots for each of the three components of motion at each field station. Figure 1 -2 illustrates the data buffer layout for a matrix of t time slots for n field stations. Using the station and component codes that arrive with each data sample, the DTI-11B transfers each data sample directly to the row corresponding to the originating station and component, and the column corresponding to the elapsed time since the start of the current data buffer. The elapsed time is derived from the 1 Hz and 1 KHz outputs of a time-code receiver (e.g., WWVB or GOES) as a reference.
The computer software loads the starting address of each data buffer into the Base Address and Base Address Extension registers of the DTI-11B, and enables data sampling using the Control and Status register. Since the length of each buffer is fixed, there is no word count register. The DTI-11B interrupts the computer and begins to fill the next buffer, if requested, when the time allocated to fill a buffer has elapsed called a buffer swap interrupt. 
1-2

SPECIFICATIONS
The DTI-11B is a 22-bit DMA device with four registers on the I/O page. These registers are:
TXXXXOg
Base address register (BAR) 7XXXX2g
Base address extension and high station register (BHR) 7XXXX4g
Control and status register (CSR) 7XXXX68
Buffer size register (BSR)
An unlimited number of DTI-llBs can be used in a system if the addresses and vector selected for each device do not conflict with the addresses and vectors of other devices.
Two interrupt vectors are associated with the DTI-11B: interrupt A is used to signal an error condition and interrupt B is the buffer swap interrupt. Vector B is located at the vector base address and vector A is located at the vector base address plus 4g.
The DTI-11B requests an interrupt using priority level BR5.
PHYSICAL DESCRIPTION
The DTI-11B consists of one quad-height Q-bus module (compatible with both C-D and Q22 backplanes) containing the address computation and Q-bus interface logic, and one external 5"x 7" circuit board containing the serial framing and illegal data rejection logic. In addition, a parallel I/O interface board (e.g., a dual-height Grant Technology GT-368) may optionally be used to latch the BCD output of the time-code receiver at each buffer swap for time-stamping.
MAINTENANCE
The internally mounted (Q-bus) portion of the DTI-11B may be connected to a DEC DRVll, or equivalent, in place of the external portion to aid in diagnosing hardware failures.
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CHAPTER 2 SOFTWARE INTERFACE
GENERAL
The DTI-11B uses four programmable registers located on the I/O page. (See Section 1.3 for their respective addresses.) In addition to the registers contained on the DTI-11B, a parallel I/O interface with four additional registers is required if the time-code receiver will be used for time-stamping the data buffers. (The DTI-11B provides an external TTL-compatible buffer swap signal for latching the current clock value.) However, the presence or absence of a parallel I/O interface has no effect on the operation of the DTI-11B.
The DTI-11B is an unusual DMA device in that it has no word count register to determine the size of each data transfer. Instead of placing successive data samples in sequential locations in memory, the DTI-11B selects a location for each data sample according to the station and channel number affixed to each 32-bit data word, and the elapsed time from the start of the buffer currently being filled. A buffer is "full" when the time interval allocated for a buffer has elapsed (fixed by the hardware) usually synchronized to the half-second. Even if the data stream is interrupted, buffer swaps continue to occur, since the buffer full condition is derived from the 1 Hz and 1 KHz signals supplied by the time-code receiver, independent of the arrival of valid data.
The DTI-11B has another unusual feature for minimizing the risk of data lost due to excessive hardware and/or software delays between I/O operations. The device operates from an internal set of registers while the current transfer is in progress, and latches the external set when the current transfer completes. The software device driver is then able to keep one step ahead of the DTI-11B by using the time during one transfer to preload the device registers for the next transfer. Programming for this special feature is facilitated by status bits in the CSR register that enable the device driver to coordinate its activities with the current state of the DTI-11B. (See Section 5.2.3.)
CONTROL AND STATUS REGISTER (CSR)
The CSR (Figure 2-1) is a 16-bit byte-addressable register, of which 12 bits are used. It is cleared to all "0"s by I NIT when the system is powered up. A software reset can be accomplished by writing a word of all "0"s to it. This is one method that an error interrupt handler may use to reinitialize the interface after determining the source of the error (by inspecting the bits in the CSR).
The high-order four bits of the CSR are for error reporting and error interrupt control. Since this register can be read and written a byte at a time, an error interrupt handler The GO bit is used to start and stop data acquisition gracefully. After writing a "1" to this bit, the interface will wait until the start time for the next buffer (buffer swap) and then set the RUNNING bit to indicate that data acquisition is in progress. If a "0" is written to GO at some later time, the interface will wait until the next buffer swap before resetting RUNNING to gracefully terminate sampling (finishing the buffer which was being filled when GO was cleared).
The RUNNING bit is set whenever the interface is actually acquiring data and storing it into memory. It can be set as a result of setting GO (as discussed above), or by setting RUN (discussed below). If a "0" is written to RUNNING, data acquisition stops immediately. (If GO is set it will start again automatically at the next buffer swap.) Writing a "1" to RUNNING has no effect, so read/modify/write instructions (BIS and BIC on a PDP-11, or BISW and BICW on a VAX) may safely be used to modify the CSR without disturbing a transfer in progress. (See also RUN.)
The BUFFUL bit is an indication that a buffer (or partial buffer) was filled before the most recent buffer swap. It is simply an indication that the interface was in fact running when the buffer swap occurred. It can be cleared by writing it with "0". However, writing a "1" to this bit has no effect. Since an interrupt can occur even on the first buffer swap (when no data has been acquired yet) this bit can be used by the interrupt handler to determine if a buffer has been filled and is available for further processing.
The RUN bit is used to request an immediate startup of sampling, without waiting for the next buffer swap. Writing a "1" to RUN causes an immediate startup. Writing a "0" to RUN has no effect. (The DTI-11B should be idle when RUN is set any transfer in progress is abruptly terminated, and the buffer swap request bit (IRQSTB) is not set.) RUN always reads as a "0", so read/modify/write instructions may safely be used to modify the CSR without disturbing a transfer in progress. (See also RUNNING.)
The TO YENS bit is used to enable and disable the time-of-year (TOY) clock trigger circuit. When set, the trigger circuit is enabled and will generate a TTL-compatible external pulse that can be used to latch the TOY clock value for the time of day at each buffer swap. When cleared, the circuit is disabled. 5 TOYTRG R/W The TOYTRG bit is used to force the TOY clock latch signal. If, for example, Bit Name Access1 Function the TOY clock value is latched on the rising edge of the trigger signal, the time can be latched manually by writing a "0", followed by a "1" to TOYTRG (provided TOYENS is set). The hardware on the interface can only set this bit automatically at buffer swap time. To get an accurate time latched, it must have been previously cleared (presumably when the registers were set up for the data transfer). The IRQSTB bit is the buffer swap interrupt request (interrupt B). It is set to "1" whenever a buffer swap occurs while the interface is running (including the first one after GO is set). Its operation is independent of the state of the INTENBS bit. (This is for software which does not wish to enable interrupts, but wants to poll IRQSTB instead.) If interrupts are enabled, this bit must be reset (by writing a "0" to it) prior to leaving the interrupt handler, or another interrupt will be issued immediately. A buffer swap interrupt can be issued manually by writing a "1" to this bit (useful for debugging the interrupt handler).
INTENBS R/W
Reserved.
When set, the OVRRUN bit indicates that an overrun condition has been detected by the interface. This occurs when a new data sample is framed in the shift register before the DMA transfer of the previously received sample has completed. (The most likely cause of this error is another, perhaps higher priority, DMA device failing to relinquish the bus in time for the transfer to complete before the next data sample arrives. The processor will always relinquish the bus in a timely manner to DMA bus masters.) OVRRUN is cleared by writing a "0" to IRQSTA.
When set, the NEXMEM bit indicates that a DMA reference was made to a nonexistent memory location. This is commonly called a bus timeout, and is detected when a DMA transfer is attempted, but the slave device (memory) does not respond (by raising RRPLY) within 10 microseconds. NEXMEM is cleared by writing a "0" to IRQSTA.
The INTENAS bit enables or disables error interrupts (interrupt A). When set, an interrupt will be issued when the IRQSTA combined data transfer error bit is set. When reset, interrupt A is disabled. (This does not affect the operation of the IRQSTA bit, however.)
The IRQSTA bit is the combined data transfer error interrupt request (interrupt A). It is the logical OR of OVRRUN and NEXMEM, and is set at the same time that either one is set. Writing a "0" to IRQSTA will clear both OVRRUN and NEXMEM, thus resetting IRQSTA. Writing a "1" to this bit has no effect, so it is not possible to force an error interrupt manually. As with IRQSTB, this bit will be set even if INTENAS is clear, so polling for error conditions is possible. The interface will refuse to set GO or RUNNING whenever IRQSTA is set.
X RO: read-only, R/W: read/write, WO: write-only. need only concern itself with the MSB of the CSR, as the remaining bits of this byte are unused. See Table 2 -1 for a description of each bit in the CSR and its function.
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If the DTI-11B is set up for a base address of 7724108 , the CSR address is 7724148 .
BASE ADDRESS REGISTER (BAR)
The BAR (Figure 2 -2) is a byte-addressable, read/write register that contains the loworder 16 bits of the 22-bit buffer address where the incoming data is to be stored. The low order bit is forced to be "0" by the hardware, since all data transfers must be to even memory addresses.
If the DTI-11B is set up for a base address of 7724108, the BAR address is also 7724108.
BASE ADDRESS EXTENSION AND HIGH STATION REGISTER (BHR)
The BHR (Figure 2-3 ) is a byte-addressable register. The LSB of the BHR is a read/write register containing the high-order 6 bits of the 22-bit Q-bus buffer address. The two high-order bits are not used and are always read as "0"s.
The MSB of the BHR is a read-only register which contains the highest station code number in the low-order 4 bits. These 4 bits determine the highest station from which the interface will accept data and store it into memory. They are set with jumpers on the external board prior to installation. The high-order 4 bits are left floating and should be considered undefined.
A word write to the BHR is allowed the MSB will simply be ignored. If the DTI-11B is set up for a base address of 772410s, the BHR address is 772412g. 
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BUFFER SIZE REGISTER (BSR)
The BSR ( Figure 2-4) is a read-only register whose low-order 12 bits give the size (in bytes) of the buffer which will be filled for each channel of data being acquired. The high-order 4 bits are left floating and should be considered undefined.
Note that this is not a true indication of the amount of memory that must be allocated for each channel buffer, it is only the actual number of bytes which will be filled. The channel buffers are always spaced a power of 2 apart in memory (regardless of the base address chosen). By using the value in the BSR and that found in the MSB of the BHR, a program can find out all it needs to know about how the interface is currently strapped so that buffers of the appropriate size can be allocated. (See Section 5.2.2.)
If the DTI-11B is set up for a base address of 7724108 , the BSR address is 7724168 .
TIME-OF-YEAR CLOCK INTERFACE REGISTERS (TOYO-TOY3)
If the time-code receiver will be used for time-stamping the data buffers, four 16-bit read-only registers (Figure 2 -5) are required to latch the 12 BCD time digits and the four accuracy bits provided by the time-of-year clock when a buffer swap occurs. (The DTI-11B provides the TOYLAT signal on an external connector, which is used to strobe the BCD time-code into the data buffers on the parallel I/O interface.)
The base address for TOYO-TOY3 is determined by the address selected on the particular parallel I/O interface used. It is preferable to locate them immediately after the last DTI-11B register (BSR). If a GT-368 is used, the recommended base address is 772420s.
In that case, TOYO-TOY3 will be located at 7724228 , 7724248 , 7724308 , and 7724328 , respectively.
The GT-368 uses four bits in each of two CSR registers (Figure 2 -6) to configure each byte of the four bidirectional 16-bit parallel ports for input or output (CSR01 for PORTO and PORT1, CSR23 for PORT2 and PORT3). HB DIR and LB DIR control the transfer direction ("0" for input, "1" for output) for each high byte and low byte, respectively. At power-up, all four ports are initialized for 16-bit input. Therefore, it is not necessary to modify the CSRs. (In fact, they must not be modified for the time-of-year clock interface to work properly.) The external portion of the DTI-11B connects to the microwave receiver using a coaxial cable, to the time-code receiver using two coaxial cables and an optional 50-conductor ribbon cable, and to the optional parallel I/O interface using two 40-conductor ribbon cables. The internal (Q-bus) portion of the DTI-11B connects to the external portion of the DTI-11B using a 40-conductor ribbon cable. From the microwave receiver:
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Serial data Serial data stream (±500 mV max, DC to 500 KHz).
From the time-code receiver: To the optional parallel I/O interface: From the internal portion of the DTI-11B: TOYLAT Buffer swap signal (see Table 3 -2). on two separate coaxial cables.) This cable is required only if the BCD output of the time-code receiver will be used at each buffer swap for time-stamping. All signal levels are TTL-compatible (0 to 5 volts).
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Tables 3-5 and 3-6 contain the signal pin assignments for the two 40-pin ribbon cables to the optional parallel I/O interface (e.g., Grant Technology GT-368). The high order bits of the BCD time-of-year not provided by the time-code receiver are connected to ground (logic level "0"). The ACKNOWLEDGE signals from the GT-368 are not used and are left floating. All signal levels are TTL-compatible (0 to 5 volts). The interface is equipped with all of the hardware necessary to perform the DMA transfer of incoming data to memory. Logic is provided for the calculation of physical memory addresses for the storage of each data sample. It is also equipped with interrupt logic which can be activated for error reporting and to announce the completion of each buffer load. It incorporates a TOY clock trigger circuit which will prompt an external parallel I/O interface to record the exact time of day at which each buffer swap occurs.
3-4 DTI-11B
In the discussion which follows, individual sections of the interface are discussed by name. These names appear (underlined twice) above the appropriate section of the schematic diagram. The board is designed around either of two equivalent logic families: the 74LS series of low-power Schottky 7TL, or the newer 74HC series of pin-compatible high-speed CMOS parts. When mentioning parts on the board by number, the notation 74XXnnn will be used, where nnn identifies the part.
SERIAL DISCRIMINATOR
The incoming telemetry stream comes onto the interface via a chassis-mounted BNC connector. It is amplified by an LF-357A 1C operational amplifier. The amplified signal is AC coupled to the inputs of two LM-339 voltage comparators. These devices detect the positive and negative voltage swings in the signal. Their output is fed to a summing junction and drives a third LM-339, which serves as a level shifter. The output of this third stage is a bit stream which swings between 0 and 5 volts (TTL-compatible levels).
SHIFT REGISTER
The serial bit stream from the discriminator is fed to the input of a 32-stage shift register which is fabricated from four 74XX164 8-bit devices. The shift registers are clocked by the X1CLK signal produced by dividing a 6. Three conditions must be met for the circuit to recognize that a new sample has been framed in the shift register:
1. The 6 most recently received bits must all be "l"s 2. 30 bit times must have elapsed since the last frame 3. The serial input must return to the low state
The first condition is met when six of the inputs to a 74XX30 8-input NAND gate are high. The second condition is enforced by the FRAME TIMER circuit, which is composed of two 74XX191 binary counters. These counters are configured to count in the downward direction from a starting count of 30. The count is reloaded and the counters restarted each time a frame is detected. When both counters count out (reach 0) a pulse sets a set/reset flip-flop formed from two 74XX02 NOR gates. This causes a signal called ENUF BITS to go true, thus allowing the next sample to be framed. The third condition is insured by applying the inverted serial bit-stream signal to the remaining input of the 74XX30 NAND gate.
When all three conditions are met, a new frame of data is present (for ~2 microseconds) on the parallel outputs of the shift register. This triggers a 74XX123 one shot, which generates a pulse (DSYNC) of approximately 200 nanoseconds duration. This pulse resets the set/reset flip-flop (thus negating ENUF BITS) and restarts the FRAME TIMER. It also reloads the counter used to generate the X1CLK signal. This synchronizes the X1CLK with the serial bit stream (by detecting the end of the last stop bit). A DATA STROBE HOLDOFF circuit (74XXOO) will stretch this pulse as much as an additional 200 nanoseconds if it arrives any time just before the 1 KHz signal from the TOY clock rises. (This is done because much of the other circuitry involved in processing the data will change state on the rising edge of this clock pulse.)
SAMPLE TIME SLOT COMPUTATION AND BUFFER SWAP LOGIC
The trailing edge of the 1 KHz signal from the TOY clock is used to drive the BUFFER ADDRESS COUNTER circuit, composed of three 74XX191 4-bit up/down counters. The low order two bits of the counter are ignored, so there are 250 sample time slots per second. When the contents of the BUFFER ADDRESS COUNTER reaches a specified (switch settable) value (determined by three 74XX85 4-bit comparators), a BUFFER SWAP IN-TERRUPT is generated. The BUFFER SWAP INTERRUPT resets the BUFFER ADDRESS COUNTER, thus starting a new sequence of relative buffer addresses.
A BUFFER SWAP INTERRUPT also occurs on trailing edge of the 1 Hz signal from the TOY clock, which forces the BUFFER ADDRESS COUNTER to synchronize buffer time slots to the second. Thus, to obtain buffers of equal length, the limit for the BUFFER ADDRESS COUNTER should be set to 50, 125, or 250, depending on the channel spacing selected to form the data sample memory address (see next section). This result is combined with the low-order relative address bits produced by the BUFFER ADDRESS COUNTER circuit. There are three jumper selectable choices for how this combination is done. Either 6, 7, or 8 bits from the counter are used (depending on the desired size of each channel buffer). (This implies that the channel spacing must be either 64, 128, or 256 samples, which correspond to buffer swap intervals of 1/5, 1/2, and 1 second, respectively.) The 6 channel bits start just above the last counter bit to form the 13-, 14-, or 15-bit relative address. An implied "0" least significant bit ensures that data are stored at word addresses on the Q-bus.
This relative buffer address is fed to the "B" inputs of a 32-bit binary adder (BASE ADDRESS ADDER) formed from four 74XX283s. The "A" inputs are driven with the contents of the SECONDARY BASE ADDRESS REGISTER.
The base address for a buffer is first written by the program using the interface into the PRIMARY BASE ADDRESS REGISTER. The mechanism for reading and writing the various registers on the interface board will be discussed later. Each time a buffer swap occurs, the contents of this register are copied to the SECONDARY BASE ADDRESS REGISTER. This allows a program to write the address which will be used for the next buffer into the primary register any time while the current buffer is being filled, thus removing the requirement for an interrupt handler to supply a new base address in the narrow time window between the acknowledgement of the buffer swap interrupt and the arrival of the next data sample.
DATA ACCEPTANCE AND VALIDATION
Each time a new datum is framed, it is checked to see if it should be stored in memory by the interface. This checking consists of determining first if the station code falls within the range of stations for which data is currently being acquired. The highest acceptable station code is jumper programmable and is compared with the incoming station codes by a 74XX85 4-bit magnitude comparator which forms part of the DEAD STATION ELIMINATOR circuit. The other portion of this circuit checks that no datum is allowed if it has a component code of 3 ("11" binary). This occurs as a result of telemetry errors or because a receiver card for a lower-numbered station has been unplugged at the relay station. If the station code and component code bits check, the datum is allowed to pass through the system by passing the DSYNC framing pulse on as DSTROBE. As discussed above, this is the signal used to latch the memory address into the DMA ADDRESS LATCH. It also is used to latch the 16-bit data sample into the DMA DATA LATCH. The trailing (rising) edge of the pulse is used to allow the address computation circuitry time to settle.
DATA TRANSFER LOGIC
The data strobe pulse (DSTROBE) which latched in the new datum is also used to initiate a DMA transfer on the Q-bus. Whenever the RUNNING signal is true (see Table 2 -1), the trailing edge of DSTROBE will set the DMA REQUEST FLIP-FLOP. This sends DMAREQ to the DC010 DMA protocol chip. This integrated circuit contains nearly all of the logic required to carry out DMA transactions on the bus. The timing delays for the generation 4-5 of the various bus signals are handled within this chip using binary counter logic. This logic is clocked by an external ~8 MHz free-running oscillator which is made from a 74XX132 Schmidt trigger NAND gate. As soon as bus mastership has been obtained by the DC010, the DMA REQUEST FLIP-FLOP is reset (only one DATO bus cycle is done and then bus mastership is relinquished).
At the start of the DATO cycle (the address phase) the DMA ADDRESS LATCH tri-state outputs are enabled, thus placing the memory address on the bus. At the same time the NON-EXISTENT MEMORY BUS TIMEOUT logic is fired. This consists of a 74XX123 one-shot set for a pulse width of approximately 10 microseconds. When the trailing (rising) edge of this pulse arrives, it clocks a 74XX74 "D" flip-flop. If at this time the slave device has not responded by raising RRPLY, a "1" will be clocked in which will set the error signal NEXMEM true. If RRPLY arrives in time, it will reset (shorten) the pulse from the 74XX123 and set the "D" input to the flip-flop low, thus averting the assertion of NEXMEM.
Overrun detection is accomplished by noticing if a DMA cycle has been requested or is in progress. If a new datum is framed (another DSTROBE pulse arrives) and the previous DMA transaction has not completed, the OVERRUN DETECTION circuit will assert OVRRUN. This flip-flop can only be reset by software (presumably in an error-interrupt handler).
If either NEXMEM or OVRRUN go true, IRQSTA will be true. If the error interrupt is enabled (INTENAS true), an interrupt is issued. Whether or not the error interrupt is issued, the interface is shut down and data acquisition ceases immediately. This is done by resetting both the GO and the RUNNING flip-flops.
INTERRUPT GENERATION
The interface is capable of generating two types of interrupts. As discussed above, one (interrupt A) is associated with either an overrun error or a nonexistent memory error. The other interrupt (interrupt B) happens at each buffer swap. The generation of the interrupt A request was already discussed.
The BUFFER SWAP INTERRUPT flip-flop is responsible for generating interrupt B. It is set at buffer swap time whenever the interface is already running (acquiring data) or when it is about to start running (GO is true). If INTENBS is true, an interrupt will be generated with the appropriate vector being placed on the bus during the interrupt acknowledge phase.
The interrupt enable flip-flops for both interrupt A and interrupt B reside inside of the DC003 interrupt protocol chip. This chip, when teamed with the DC005 bus tranceiver chips, contains most of the logic required to issue two different priority interrupts and place the appropriate interrupt vectors on the bus. The base interrupt vector is strapped (switch selectable) on several of the pins on the four DC005 bus tranceivers. The circuit is arranged so that the second vector points to an address which is four higher than the base vector. Vector B is the base vector and vector A is the base vector plus 4g. Bits 0 and 1 of these vectors are constrained to be "0", and bits 3 through 8 can be selected.
All higher-order bits are also "0", thus the vector base points to a location in the range 0008-7708 in memory.
ON-BOARD REGISTERS
The PRIMARY BASE ADDRESS REGISTER (BAR) and many of the bits in the CON-TROL/STATUS REGISTER (CSR) have already been discussed. The two other registers available are the BASE ADDRESS PLUS HIGH STATION REGISTER (BHR) and the BUFFER SIZE REGISTER (BSR). Much of the mechanism for reading and writing to these registers is provided by the DC004 bus protocol chip.
The DC005 bus transceivers also provide a BOARD ADDRESS MATCH circuit, whereby incoming bus addresses are compared with the base register address for the board which is strapped (switch selectable) on several pins of the DC005s. When an address match is made, the BOARD ADDRESS MATCH signal will remain high (it is an open collector signal which can be wire-0/?ed from several DC005s). This enables the DC004 register select logic (which samples the other bus control signals) to determine which register is being selected and whether a DATI or DATO (read or write) cycle is to be performed.
Some external REGISTER SELECT LOGIC is required to complete the generation of the various signals which will clock latches or enable buffers. This consists of some 74XX27 triple-input NOR gates and some 74XX02 two-input NOR gates and 74XX04 inverters. The DALnn lines, which are the internal data/address lines on the board, form a tristate bus which is connected to the Q-bus interface. During a DATI cycle (register read) the appropriate tri-state buffer logic (74XX244 or 74XX374) is simply enabled. During DATO cycles (register writes) the signals produced are suitable for clocking "D" flip-flops or transparent latches.
Q-BUS INTERFACE
Much of the Q-bus interface logic has already been discussed. The DC004 bus protocol chip provides and interprets bus control signals for register reads and writes. The DC005 bus tranceivers buffer the low-order 16 data/address lines and provide address and vector selection. To determine whether the bus drivers or the bus receivers in the DC005s are enabled, a small amount of external logic (two 74XX132 NAND gates, a 74XX27 tripleinput NOR gate, and a 74XX04 inverter) is used to drive the XMIT and REC lines.
The remainder of the bus interface consists of an 8641 bus transceiver and a couple of 8881 bus drivers to drive the high-order address lines during DMA bus transactions.
EXTERNAL NETWORK STATUS DISPLAY
To accommodate the monitoring of various signals associated with the state of health of the remote stations or of the telemetry link, some additional logic on the interface is used. This allows the connection of an external status display unit to the interface via a connector at the rear of the external board.
The most involved logic monitors the microwave link parity errors. The MPERR signal results when the 24-bit plus parity check performed by the PARITY TREE fails. This 4-7 logic uses three 74XX180 parity generator/checkers. This signal, along with the others needed by the status display, is buffered and brought to the connector.
The remaining logic required to produce a meaningful display of the station battery-low bits and the uplink parity-error bits received with each data sample resides in the external display unit itself. The signals needed to drive this logic are buffered by the DISPLAY PANEL BUFFERS and brought to the connector.
TIME-OF-YEAR CLOCK INTERFACE
The interface includes a simple circuit that routes the BCD digits supplied by the timecode receiver to the connector for the optional Q-bus parallel I/O interface (required only if the software uses the BCD digits from the time-code receiver to time stamp the data buffers).
Also supplied to the same connector is the TOYLAT signal (set by either a buffer swap request, or by setting TOYTRG in the CSR), which may be used by the parallel I/O interface to latch the time from the time-code receiver, either at the same time a buffer swap occurs, or at the request of the device handler. The TOYLAT signal is enabled by setting TOYENS in the CSR.
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CHAPTER 5 INTERFACING AND PROGRAMMING CONSIDERATIONS
TIME-OF-YEAR CLOCK SELECTION
In order to function, the DTI-11B requires a 1 Hz and a 1 KHz signal source. These can be generated by a time-code receiver (e.g., using either the WWVB or GOES radio broadcast time signal), or by a locally operated master clock. If the same clock is to be used for time-stamping the buffer swaps, it must provide a TTL-compatible source of BCD digits for the day, hour, minute, second, and millisecond. These are then read by the interrupt handler through a parallel I/O interface, which must allow for external latching by the DTI-11B TOYLAT signal. See Chapter 3, I/O Signals, for a complete description of these signals.
PROGRAMMING CONSIDERATIONS
This section contains general information for programming the DTI-11B. Examples are given for use in both RSX-11 and VMS device drivers.
Buffer Alignment
The DTI-11B performs word-aligned, 16-bit transfers to Q-bus memory. The low-order bit of the Base Address Register (BAR) is forced to be "0" to ensure the proper alignment of the data buffer. Thus, it is up to the device handler to reject any transfer requests to misaligned buffers (odd base address).
Buffer Allocation
The memory allocated for each buffer must include enough padding to round the number of sample time slots up to the next higher power of 2 (see Section 4.5). The information needed to perform this calculation is provided in the Base Address Extension and High Station Register (BHR) and the Buffer Size Register (BSR), as follows: For example, assume the DTI-11B is configured as shown in Figure 5 -1. In that case, the BSR will read 250io (125 samples x 2 bytes per sample) and the MSB of the BHR will read 9io-The program must then allocate 30 channel buffers each spaced 256io bytes apart in memory, for a total buffer size of 7680io bytes. The first channel (station 0, component 0) will begin exactly at the base address of the buffer. The second channel (station 0, component 1) will begin at the base address plus 256io bytes, and so on. The last 6 bytes of each channel buffer will never be written by the interface. 
I/O Request Look-Ahead
In order to fully utilize the capabilities of the DTI-11B to sustain continuous transfers, an I/O request look-ahead capability is necessary so that the device driver can preload the external base address register for the next transfer, or request a graceful halt at the end of the current transfer. However, the driver must be careful not to reload the external registers until they have been copied to the internal set, which will occur at the next buffer swap.
Interrupts
The device driver must be prepared for an interrupt (IRQSTB) when sampling begins for the first buffer (for synchronized time-stamping), between each buffer (a buffer swap), Figure 5 -4 is an excerpt from an RSX-11 device driver showing the method for determining if the buffer swap interrupt is due to the synchronized start of sampling, and whether to preload the (external) device registers for a subsequent transfer or schedule a graceful halt at the end of the current buffer.
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APPENDIX A
LIST OF SUPPLIERS
The following vendors supply the additional hardware required to assemble a fully functioning data acquisition system.
Field Instrumentation
Microwave Telemetry
